

FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

220
↓

I. PP6001B POWER MANAGEMENT REGISTER DESCRIPTIONS

bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
MSTK	MHC	SMC	CF	LCD.B	LCD.C	UART	I2C	I2S	SPDIF	AC97	THR	RTC	C_EXT	C_24M	C_32K	CF00:5000	222
24MHz	24MHz	24MHz	sysclk	sysclk	24MHz	24MHz	24MHz	24MHz	24MHz	sysclk	24MHz	32KHz	SYSCLK	24MHz	32KHz	CF00:5000	222
rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	CCH1	CCH0	rsvd	IDE	USB	GPIO	CF00:5004	224
rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	sysclk	24/48	sysclk	CF00:5004	224
AUTO	rsvd	rsvd	rsvd	COP.STATE				AUTO	rsvd	rsvd	rsvd	CPU.STATE				CF00:5008	230
COP.FIQ		COP.IRQ		COP.MAIN		COP.IDLE		CPU.FIQ		CPU.IRQ		CPU.MAIN		CPU.IDLE		CF00:500C	232
PLL	X24M	X32K	0	SYS_CLK_SOURCE				BURST_CLK_RATE				RUN_CLK_RATE				CF00:5010	234
rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	CF00:5014	226
rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	PLL_PRESCALAR_VALUE								CF00:5018	228
rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	PLL_POSTSCALAR_VALUE								CF00:501C	
FREE_RUNNING_PLL_COUNTER (PNG_LFSR)																CF00:5020	
0	0	Z.SWR	Z.WDT	S.SWR	S.WDT	P.SWR	P.WDT	0	0	WDT.E	WDT.X	0	W.SYS	W.COP	W.CPU	CF00:502C	
MSTK	MHC	SMC	CF	LCD.B	LCD.C	UART	I2C	I2S	SPDIF	AC97	THR	0	SYS.R	COP.R	CPU.R	CF00:5030	
rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	rsvd	CCH1	CCH0	rsvd	IDE	USB	GPIO	CF00:5034	

FIGURE 7